



A Formal Modeling and Analysis Framework for Software Product Line of Preemptive Real-Time Systems

Jin Hyun Kim, Axel Legay, Louis-Marie Traonouez, Mathieu Acher, Sungwon Kang

► To cite this version:

Jin Hyun Kim, Axel Legay, Louis-Marie Traonouez, Mathieu Acher, Sungwon Kang. A Formal Modeling and Analysis Framework for Software Product Line of Preemptive Real-Time Systems. Symposium on Applied Computing, Apr 2016, Pise, Italy. pp.1562 - 1565, 10.1145/2851613.2851977. hal-01241673v2

HAL Id: hal-01241673

<https://hal.science/hal-01241673v2>

Submitted on 28 Oct 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

A Formal Modeling and Analysis Framework for Software Product Line of Preemptive Real-Time Systems

Jin Hyun Kim, Axel Legay
Louis-Marie Traonouez
INRIA/IRISA, France
{jin-hyun.kim,axel.legay}@inria.fr
louis-marie.traonouez@inria.fr

Mathieu Acher
University of Rennes 1
France
mathieu.acher@irisa.fr

Sungwon Kang
KAIST
Daejeon, Republic of Korea
sungwon.kang@kaist.ac.kr

ABSTRACT

This paper presents a formal analysis framework to analyze a family of platform products w.r.t. real-time properties. First, we propose an extension of the widely-used feature model, called Property Feature Model (PFM), that distinguishes features and properties explicitly. Second, we present formal behavioral models of components of a real-time scheduling unit such that all real-time scheduling units implied by a PFM are automatically composed to be analyzed against the properties given by the PFM. We apply our approach to the verification of the schedulability of a family of scheduling units using the *symbolic* and *statistical* model checkers of UPPAAL.

Keywords

Software Product Line Engineering, Scheduling Systems, Model Checking, Platform-constrained

1. INTRODUCTION

Software Product Line Engineering (SPLE) allows reusing software assets by managing the commonality and variability of products. Real-time software products (such as real-time operating systems) are a class of systems for which SPLE techniques have not drawn much attention from researchers, despite the need to efficiently reuse and customize real-time artifacts. A real-time system is a time and resource-constrained system, thus it is indispensable to check if a complete system guarantees its composability over timing requirements concerning resource constraints *whenever* it is deployed with varying sets of resources. The same constraints hold for a Software Product Line (SPL) of real-time system, such that all the products generated from the SPL should satisfy various real-time properties.

The overall challenge is to analyze a family of real-time systems (rather than a single one), depending on varying sets of resources. Two main issues are raised for the verifica-




Figure 1: Our formal SPLE framework

tion of an SPL of real-time systems. 1) The specification method must link individual features of an SPL to the corresponding real-time properties that must be verified. 2) The analysis method must verify all products generated from an SPL against all real-time properties imposed upon individual features of each product. If the products of an SPL are safety-critical, this analysis method should be rigorous enough to guarantee the safety of all the products.

This paper proposes a formal SPLE framework for real-time scheduling units¹ and demonstrates its efficiency and feasibility. It focuses on the formal analysis of real-time properties of an SPL in terms of resource sharing with time dependent functionalities. Our framework is depicted in Figure 1. It provides a structural description method of the variability and the properties of a real time system, and behavioral models to verify the properties using formal techniques and the tools UPPAAL symbolic model checker (MC) [2] and UPPAAL statistical model checker (SMC) [6].

The rest of the paper is organized as follows: Section 2 presents a new extension of a feature model, *Property Feature Model* (PFM). In Section 3, we provide feature behavioral models of the components of a scheduling unit. In Section 4, we present the results from a case study. Finally Section 5 discusses related work and Section 6 concludes this paper.

2. PROPERTY FEATURE MODEL

We analyze SPLs of real-time systems with respect to the following 3 properties: deadlock-freedom, schedulability, and performance. Inspired by [8, 10], we propose a new extension of feature model called *Property Feature Model* (PFM) that distinguishes between features and properties using property-

¹A scheduling unit consists of tasks and a scheduling mechanism.

specific operators. It states two pieces of important information: the scope of a property and a list of properties that individual features must satisfy.

Syntax for PFM. A PFM is described using the similar notations of a FM. The root of a PFM is a feature, that has child features or properties. A property node can have another property node as its child, but not a feature node. A property can be represented by the composition of multiple properties.




Figure 2: Property-specific operators PFM

Figure 2 shows property-specific operators of a PFM in graphical notations. Similar to the optional feature of a feature model, an optional property of a PFM can represent two products: one that satisfies the property and one that does not. Feature and property nodes can be quantified or given parameters for their products.

Figure 3 shows an example of PFM. The SPL has the root feature *SS* representing a scheduling unit. It is composed of two mandatory features *Task1* and *CPU1*, one optional feature *Task2*, and one mandatory property “Not Deadlock.” The feature *CPU1* is mandatory and quantified by two schedulers, *FP* (Fixed-Priority) or *EDF* (Earliest Deadline First). The property node denoted by *Not Deadlock* states a global property that requires that the root feature *SS* is never in deadlock when it operates. The property node denoted by *Schedulable* imposed upon *Task2* is a mandatory and local property specifying that *Task2* can never miss its deadline.

A PFM can be represented by a propositional logic formula with Boolean variables [3]. Each Boolean variable corresponds to a single feature f stating whether the feature is included or not or the satisfiability relation $f \models p$. We allow numeric and arrayed features in propositional logic formulas, like $F[A, B, C]$, instead of Boolean variables [9].

Definition 1. $PFM = \{\mathcal{F}, \mathcal{P}, \rightarrow, \models, \psi_F\}$ such that

- $\mathcal{F} = \{f_0, \dots, f_n\}$ is a set of features, f_0 being the root feature,
- $\mathcal{P} = \{p_1, \dots, p_m\}$ is a set of properties,
- $\rightarrow \in 2^{\mathcal{F}}$ is a parent to child feature relation that encodes the feature structure of the PFM,
- $\models \in \mathcal{F} \times \mathcal{P}$ is a satisfiability relation ($f \models p$) meaning that a feature f satisfies a property p .
- ψ_F is a propositional logic formula over features and properties that represents the constraints of the PFM.

Notice that ψ_F includes both a relation between parent and child features and a relation between features that are not in the parent-child relation. In the case where a feature is in association with another feature that is neither parent nor child, an additional proposition logic formula is given to define such a relation.




Figure 3: An SPL of a scheduling unit




Figure 4: The refined PFM of a scheduling unit

Product Configuration. A product generated from a PFM is set of included features that satisfy the constraints of the PFM. We define a product condition that is used to describe requirements of product features requested by the customer. A *product condition* ρ_F is a propositional formula that is a conjunction of condition variables corresponding to individual features in $\{f_0, f_1, \dots, f_n\}$. It is defined by the following grammar:

$$\begin{aligned} \rho_F &::= c \mid \neg c \mid \rho_F \wedge \rho_F \mid e \\ e &::= x == d \mid x > d \mid x < d \mid x \leq d \mid x \geq d \mid x[f] \\ f &::= d, f \mid d \end{aligned}$$

where c is a Boolean variable, x is a numeric or constant variable that are not allowed to contain negation, and d is a numeric or constant value. A product condition is checked against the PFM to see if the proposed products are producible from the PFM specified by the product condition. This check can be performed by SMT-solvers [5, 7, 9].

To derive products from a PFM, we define a (product) *configuration* that is a set of condition variables that imply the inclusion, exclusion, or valuation of the corresponding features. Compared to a product condition, it is used to generate all possible products of an SPL, which should satisfy all product conditions that customers require.

Definition 2. (Configuration): A configuration γ is a set of condition variables $c_i \in \{true, false, v\}$, each corresponding to a feature $f_i \in \mathcal{F}$ or a property $p_i \in \mathcal{P}$, such that


- $c_i = true$ represents the inclusion of f_i or p_i ,
- $c_i = false$ represents the exclusion of f_i or p_i ,
- $c_i = v$ represents the assignment of f_i to a value v in any type.

For a given PFM, a configuration of a product is created by assigning c_i to one of *true*, *false* or a value v , where c_i has a corresponding feature or property in the PFM. A

Table 1: Timing analysis results for the SPL in Figure 4

Feature	Query for Property	Results	Time
<i>SS</i>	$A[]$ not deadlock	Yes	28.43s
<i>Task1</i>	$E[<=10000;100](\max:t_rspt[1])$	6.80	3.22s
<i>Task2</i>	$A[]$ (tstat[2].status \neq MISSDLINE)	Yes	29.85s

lock” is formulated as the Computation Tree Logic (CTL) query “ $A[]$ not deadlock” stating that the system is deadlock-free. The property is proven to hold in the system. Second, the schedulability of *Task2* is analyzed. The CTL query, “ $A[]$ (tstat[2].status \neq MISSDLINE)”, is used as a specification, meaning that the state variable tstat[2].status can never be the same as “MISSDLINE” while the system is running. UPPAAL MC verified that *Task2* never misses the deadline. Third, we analyzed the performance, i.e. the response time of a task, of configurations from the SPL. The property $RT \leq 7$ upon *Task1* in the SPL is represented by a SMC query, $E[<=10000;100](\max:t_rspt[1])$, requiring UPPAAL SMC to compute the average of the maximum value of $t_rspt[1]$ for 10,000 simulation times by 100 simulation rounds.

Figure 6: Probability distribution of *Task1*’s response time

UPPAAL SMC produces a probability distribution, as the answer to the query, shown in Figure 6. It shows that the response times of the task is at most 6.80 time units during the simulation and validates that the worst-case response time of *Task1* is less than 7. Table 2 shows the analysis results of another case-study containing 5 real-time tasks and 2 resource schedulers.

Table 2: Timing analysis results

Feature	Query for Property	Results	Time
<i>SS</i>	$A[]$ not deadlock	Yes	25,322.8 s
<i>Task1</i>	$E[<=10000;100](\max:t_rspt[1])$	66.6	0.28s
<i>Task4</i>	$E[<=10000;100](\max:t_rspt[4])$	71.75	0.31s
<i>SS</i>	$A[]$ not miss_deadline	Yes	25,134.51 s
<i>SS</i>	Pr [$<=1000000$] $<>$ miss_deadline	[0.0199955]	302.51 s

5. RELATED WORK

The formalism of feature models (FM) in this paper relies on the basic and classical constructs of [1]. Our extension of FM was inspired by Kang et al. [8] that criticizes the existing FM by saying that it often specifies one or more concerns of SPL in one FM. Related to the quality of an SPL, they proposed an attribute-based FM where only qualities of products are separately given as a FM. However, such a representation makes it hard to explicitly figure out the relationship between a feature and the associated quality attributes (i.e. properties). For this reason, this paper extended FM with

the related properties so that a verification property is associated to a feature in one FM through specific operators.

6. CONCLUSIONS

SPLE aims to provide efficient engineering solutions for building multiple products that share common features. This paper proposed a formal framework dedicated to the verification of SPLs that should satisfy schedulability properties. Specifically, we proposed a new formalism for variability modeling, called PFM, to define feature models together with feature properties, and defined the notion of product condition that represents customer’s product requests. We formally defined the semantics of PFM so that the SPL modeled in the PFM can automatically generate valid configurations in compliance with customer’s requests. In order to analyze the configured products against feature properties, we proposed behavioral models that capture the features of real-time scheduling units defined in the PFM. We then showed how a set of scheduling units in an SPL specification can be automatically verified against the set of required properties by leveraging efficient model checking methods. Throughout the paper we illustrated the formal framework with a family of scheduling units and showed the applicability and efficiency of our techniques.

As future work we plan to investigate the scalability of our proposal w.r.t. large, variability-intensive scheduling systems. We also want to include a wider range of schedulability properties in our verification process.

7. REFERENCES

- [1] M. Acher, P. Collet, P. Lahire, and R. B. France. Familiar: A domain-specific language for large scale management of feature models. *SCP*, 78(6), 2013.
- [2] G. Behrmann, A. David, K. G. Larsen, J. Håakanesson, P. Pettersson, W. Yi, and M. Hendriks. UPPAAL 4.0. In *Proc. of QEST*, pages 125–126, 2006.
- [3] D. Benavides, S. Segura, and A. Ruiz-Cortes. Automated analysis of feature models 20 years later: a literature review. *Information Systems*, 35(6), 2010.
- [4] A. Boudjadar, A. David, J. H. Kim, K. G. Larsen, M. Mikucionis, U. Nyman, and A. Skou. Hierarchical scheduling framework based on compositional analysis using uppaal. In *Proc. of FACS*, pages 61–78, 2013.
- [5] M. Cordy, P. Schobbens, P. Heymans, and A. Legay. Beyond boolean product-line model checking: dealing with feature attributes and multi-features. In *Proc. of ICSE*, pages 472–481, 2013.
- [6] A. David, K. Larsen, A. Legay, M. Mikucionis, and D. Poulsen. UPPAAL SMC tutorial. *STTT*, 17(4):1–19, 2015.
- [7] V. Ganesh. *Decision Procedures for Bit-vectors, Arrays and Integers*. PhD thesis, Stanford, CA, USA, 2007.
- [8] K. Kang and H. Lee. Variability modeling. In *Syst. and Software Variability Manage.*, pages 25–42, 2013.
- [9] H. Sabouri, M. Jaghoori, F. de Boer, and R. Khosravi. Scheduling and analysis of real-time software families. In *Proc. of COMPSAC*, pages 680–689, July 2012.
- [10] T. Thüm, S. Apel, C. Kästner, I. Schaefer, and G. Saake. A classification and survey of analysis strategies for software product lines. *ACM Comput. Surv.*, 47(1):6:1–6:45, June 2014.